


S-VHS/CVBS-TO-RGB CONVERTER



PART 2: CIRCUIT DESCRIPTION AND CONSTRUCTION

Following last month's introduction into the main characteristics of the Super-VHS system, we close off the article with details of a practical converter circuit that allows an S-VHS VCR or camcorder to be connected to the RGB inputs of a colour TV or monitor. The circuit presented here forms a state-of-the-art approach to all-analogue picture standard conversion, and is based on the latest in IC technology available for this purpose.

H. Reelsen

It seems odd that the introduction of S-VHS camcorders and video cassette recorders (VCRs) last year has not been followed by more TV sets with separate chrominance and luminance inputs. After all, these recorders need a suitable display to match their advanced features. True, some buyers will opt for the fairly expensive TV receivers that have separate colour processing facilities, but many others are either not prepared to pay the current high price for such a set or not yet willing to replace their existing set. What can they do until they have acquired a suitable new set?

The circuit presented here converts the separate colour signals supplied by an S-VHS source into the three basic colour signals, red, green and blue (RGB), which may

be applied to the respective inputs of a TV set fitted with a SCART socket or separate RGB sockets. The performance of the integrated circuits used in the converter is so good that it is also worthwhile to have them convert CVBS (composite video) into RGB. A separate input is provided for this application, which also allows some types of RGB computer monitor to be used as a video display.

Circuit description

As shown in the circuit diagram, Fig. 4, the converter has three video signal inputs:

- CVBS (chrominance-video-blanking-synchronisation) with an input impedance of $75\ \Omega$. This input is suitable for

connecting to signal sources (VCRs, cameras, camcorders and home computers) that supply the standard CVBS signal level of about 1 V_{pp} .

- Y (luminance, or brightness) with an impedance and sensitivity of $75\ \Omega$ and 1 V_{pp} respectively. The Y signal is processed without a colour trap at a bandwidth of up to 7 MHz.
- U/V (chrominance, or colour information) with an input impedance and sensitivity of $75\ \Omega$ and 0.5 V_{pp} respectively. This input feeds the colour signal to the PAL decoder in the circuit.

Luminance processing

The function of the separate Y, U and V signals that together make up a colour video sig-




Fig. 4. Circuit diagram of the video standards converter. The unit is connected to the TV set or monitor via SCART socket K1.

nal is discussed in Part 1 of this article. The Y and U/V inputs are used with S-VHS equipment. The CVBS input may be connected to equipment that supplies a composite video signal. Two relays, Re1 and Re2, are used to switch between S-VHS and CVBS operation. The converter is switched to CVBS operation by applying +12 V to the S-VHS/NORM control input. S-VHS operation is selected by leaving the input open-circuited.

Relay Re1 then feeds the Y (luminance) signal to IC2 via coupling capacitor C2. As shown in the block diagram in Fig. 5, the TDA4565 contains a colour transient improvement (CTI) circuit and a delay line for the Y signal. This delay line is an essential part in any colour TV set because the luminance signal has a much greater bandwidth than the chrominance signal and hence requires a delay of about 800 ns. A number of gyrators in the

TDA4565 allow delay times between 690 ns and 960 ns to be set in steps of 90 ns with the aid of a control voltage applied to pin 15. In the present circuit, the delay is set to 780 ns by potential divider R9-R10. Coupling capacitor C56 feeds the delayed Y signal supplied by pin 12 of the TDA4565 to pin 15 of the colour matrix circuit, a TDA3505 (IC7). The delayed Y signal has an amplitude of about 0.5 Vpp.




Fig. 5. Block diagram of the TDA4565 Colour Transient Improvement (CTI) circuit.

Chrominance processing

The chrominance signals are passed to the decoder via the contact of Re2. Before they arrive at the PAL decoder, a TDA4510 (IC4), the U/V signals are attenuated by R16-R17, and taken through a high-pass filter composed of C15-C16-L2.

The TDA4510 was originally designed for use with a glass delay line which serves to store the chrominance signal of the previous picture line. In the present circuit, the TDA4510 works without this crucial part whose delay time of one picture line enables the colour correction operation in the PAL TV system to correlate the colour information in two successive picture lines. In a PAL TV receiver, the R-Y and B-Y components modulated on the 4.43 MHz colour subcarrier are delayed and subsequently added to the undelayed signals. Since this addition is critical in respect of phase and amplitude, a preset and a small inductor are fitted to optimize the adjustment which, unfortunately, requires a calibrated PAL signal source.

The recently introduced TDA4660 provides a welcome alternative to the glass delay line and at the same time eliminates the associated complex phase and amplitude adjustments. The baseband delay element in the TDA4660 may be used by configuring the PAL decoder as shown in the circuit diagram. The demodulated colour difference signals at output pins 1 and 2 of IC4 are applied to the respective inputs of the CCD-based analogue shift register in the TDA4660 (see the block diagram in Fig. 6). After the shift operation, the delayed signal and the undelayed signal are added in the IC to give the conventional R-Y and B-Y components. The clock for the CCD register is provided

by a PLL (phase-locked loop) circuit contained in the TDA4660. The reference clock of the PLL is formed by the line frequency, obtained from the super-sandcastle pulse applied to the chip via R13-R14. The origin and the function of the super-sandcastle pulse is discussed further on in this article.

CTI function

The colour difference signals, R-Y and B-Y, are applied to the inputs, pins 11 and 12, of the baseband delay element, IC3. The typical signal levels are 1.0 V_{pp} at the R-Y input (pin 11) and 1.3 V_{pp} at the B-Y input (pin 12). An oscilloscope connected to these IC pins will reveal sluggish rise and fall times of the

colour difference signals as a result of, say, the standard colour bar test chart. This is caused mainly by the limited bandwidth (about 1 MHz) of the chrominance signal. The bandwidth is reduced even further (to about 0.5 MHz or smaller) when a normal VHS tape is played back. Obviously, this makes the signal edges even slower and results in degraded colour transient definition, or, in other words, a picture that is not very sharp. In not a few cases, the picture quality from a VCR is degraded further by moiré effects in the already blurred colour transients. As already explained in Part 1, this moiré is caused mainly by insufficient suppression of the colour subcarrier sidebands.

Fortunately, the picture quality can be improved considerably by a colour transient improvement (CTI) chip. Here, the TDA4565 (IC2) is used in a standard application circuit. The way in which CTI is implemented without introducing overshoot and additional noise is discussed below.

The TDA4565 detects a colour transient by differentiating the colour difference signals. This is achieved by an internal difference amplifier and capacitors C3 and C4. When a transient is detected, an internal pulse shaper, which uses C5 as an external part, is actuated. The pulse shaper in turn causes the input signal to be stored in a sample-and-hold circuit which retains the current signal level until the transient is over. Next, 100 ns pass before the new level is supplied. The sample-and-hold function is implemented by external components R6, R7, C6 and C7. The re-shaped colour difference signals at output pins 7 and 8 of the TDA4565 are fed to the matrix circuit via a pair of coupling capacitors, C54 and C55.




Fig. 6. Block diagram of the TDA4660 CCD-based baseband delay element with PLL-controlled line frequency generator.




Fig. 7a. Track layout (mirror image) of the printed-circuit board for the video converter.

RGB output circuit

The colour matrix circuit is based on another video IC from Philips Components: the TDA3505 (IC7). In this, the luminance and chrominance signals meet (in S-VHS mode) or meet again (in CVBS mode). The basic colours, R, G and B, are recovered, by a summing operation, from the colour difference signals and the luminance (Y) component. The picture settings, contrast, brightness and colour saturation, are adjusted by direct voltages that determine the bias and the gain at a number of points in the matrix. Here, the relevant components are R63-R71 and presets P2, P3 and P4. The presets are used to adjust the brightness (P2), the contrast (P3) and the colour saturation (P4). The multiturn presets on the circuit board may, of course, be replaced by front-panel mounted potentiometers to give a continuous control range rather than fixed settings.

Two-stage level shifters/buffers are required at the outputs of the matrix because these do not supply levels down to 0 V, and are not capable of driving a 75-Ω load direct. The buffering and level shifting are achieved with three combinations of an emitter follower and a common-base amplifier (T1-T6).

The output impedance of the three drivers is 75 Ω.

Each colour output driver has a diode which allows the operating point of the two-transistor stage to be monitored via pin 26 of the TDA3505. The operating point is moni-

tored and, if necessary, corrected, during the vertical blanking interval, i.e., when the scanning beam in the TV set is quenched. The direct voltage required for this function is stored in capacitors C40, C41 and C42 during the current picture. The matrix circuit

COMPONENTS LIST

Resistors:

6	82Ω	R1;R2;R3;R58; R59;R60	1	4k7	R24
2	220Ω	R4;R17	1	100kΩ	R25
1	1k2	R5	1	120kΩ	R27
3	100Ω	R6;R7;R37	1	22kΩ	R30
5	6Ω8	R8;R19;R52;R54; R56	2	39kΩ	R31;R33
2	12kΩ	R9;R26	1	2k7	R32
1	6k8	R10	2	1k5	R34;R36
1	1MΩ	R11	1	470Ω	R35
1	560Ω	R12	5	15kΩ	R38;R39;R64; R68;R72
5	10kΩ	R13;R14;R28; R29;R41	3	47Ω	R44;R46;R48
2	3k3	R15;R18	4	680Ω	R45;R47;R49;R50
6	1kΩ	R16;R21;R23; R57;R61;R62	1	150kΩ	R63
7	68Ω	R20;R40;R42; R43;R51;R53; R55	2	220kΩ	R65;R70
1	820Ω	R22	1	56kΩ	R66
			1	68kΩ	R67
			1	47kΩ	R69
			1	82kΩ	R71
			1	10kΩ preset H	P1
			3	10kΩ multiturn preset	P2;P3;P4

(continued →)




Fig. 7b. Component mounting plan of the printed-circuit board, and connections to external parts and video/audio equipment.

COMPONENTS LIST

Capacitors:

2	150pF	C1;C16
11	470nF	C2;C10;C11;C21; C35;C40;C41; C42;C54;C55;C56
2	100pF	C3;C4
1	330pF	C5
2	220pF	C6;C7
5	220nF	C8;C26;C30;C48; C49
2	10µF 16V radial	C9;C14
3	4n7	C12;C13;C31
1	33pF	C15
6	10nF	C17;C22;C23; C24;C32;C36
3	330nF	C18;C20;C28
1	47nF	C19
1	30pF trimmer	C25
2	100µF 16V radial	C27;C46
1	56pF	C29
4	22nF	C33;C43;C44;C45

Semiconductors:

1	4µ7 16V radial	C34
2	1nF	C37;C39
1	100nF	C38
1	1,000µF 25V radial	C47
3	1µF	C50;C51;C52
1	470µF 16V radial	C53
6	33nF	C57-C60
4	1N4004	D1-D4
4	1N4148	D5;D7;D8;D9
1	5V6 0.4W zener diode	D6
1	5V1 0.4W zener diode	D10
1	4V3 0.4W zener diode	D11
4	BC549B	T1;T2;T3;T7
3	BC560C	T4;T5;T6
1	BSX20	T8
1	7812	IC1
1	TDA4565	IC2
1	TDA4660	IC3
1	TDA4510	IC4

1	TDA2595	IC5
1	HEF4528	IC6
1	TDA3505	IC7

Inductors:

1	10µH adjustable; Toko 119 LN-A3753	L1
1	50µH adjustable; Toko 119 LN-A5783	L2

Miscellaneous:

2	12-V SPDT DIL reed relay	Re1;Re2
1	PCB-mount SCART socket	K1
1	quartz crystal 8.867238 MHz (HC18/U)	X1
1	heat-sink for IC1	
22	solder pins	
1	printed-circuit board	900055



Fig. 8. S-VHS equipment is gaining rapid acceptance. Pictured to the right is JVC's Super-VHS compact recorder with built-in LCD screen. The recorder is claimed to be the world's lightest and smallest at a weight of only 530 g and a size of 131×58×118 mm. The associated Super-VHS camera with stereo sound has a size of 39×69×122 mm. The camera and the recorder are part of the SC-F007 mini-video system, kindly put at our disposal by JVC Holland.

recognizes the vertical blanking period with the aid of the super-sandcastle pulse.

The SCART socket that supplies the RGB output signals also carries the (stereo) sound signals via pins 3, 1 and 4, and the AV and SWITCH voltages (+12 V and +5 V for automatic switch-over to AV and RGB mode respectively).

CVBS mode

The operation of the circuit in CVBS (composite video) mode is much simpler than in S-VHS mode. When the S-VHS/NORM control input is connected to +12 V, both relays are actuated. Like the chrominance signal, the CVBS signal is applied direct to the colour filter, so that the PAL decoder receives the colour components, which, obviously, the Y channel must not be allowed to 'see'. The filtered composite signal is applied to IC2 after passing a colour trap composed of R4 and tuned circuit L1-C1. The CVBS (or Y) signal is 'tapped' behind Re1 and fed to the synchronization separator, IC5, via a low-pass filter, R21-C29.

Power supply

The 12-V power supply on the board is conventionally based on a rectifier, D1-D4, a smoothing capacitor, C17, and a voltage regulator, IC1. The input of the supply may be provided with an alternating voltage between 10 V and 12 V.

Syncs and sandcastles

The horizontal sync generator and sync separator is formed by IC5, a TDA2595. This IC

also generates the previously mentioned sandcastle pulse.

When pin 9 of the TDA2595 is connected to +12 V via a 15-k Ω resistor, the complete synchronization signal is available as positive-going pulses with a swing of 12 V_{pp}. Inverter T8 is driven by T7, an emitter follower. The open-circuited signal level at the SYNC output of the SCART socket is set to about 2 V_{pp} by voltage divider R35-R37 at the collector of T8. When this output is loaded, the signal level drops to about 1 V_{pp}. When a multi-sync monitor with a TTL-compatible sync input is used, resistor R37 must be changed to 390 Ω .

The TDA2595 requires the horizontal and the vertical blanking pulse to generate the super-sandcastle pulse. This four-level pulse contains the following timing information:

- 0 V = picture period and reference level
- +2.5 V = vertical blanking
- +4.5 V = horizontal blanking
- +11 V = burst gate

The burst gate is obtained from the PLL-controlled line frequency generator in the TDA4660. It enables the PAL decoder to time the insertion of the 4.43 MHz colour burst in the horizontal blanking period. Since the horizontal and vertical blanking pulses are normally generated in the deflection circuits of the TV set, they must be generated separately in the converter. This is achieved by a dual monostable, IC6.

The positive-going composite synchronization signal at the emitter of T7 is passed through low-pass filter R33-C39, so


that the vertical synchronization component remains. It triggers one of the monostables via pin 4. At the output, a 1.2-ms long pulse appears, which is mixed with the sandcastle pulse via R32. The output signal of the horizontal sync oscillator (at pin 4 of IC5) is fed to the second monostable in IC6. This supplies a 10- μ s long pulse which is fed back to the TDA2595 for use as the horizontal blanking level in the sandcastle pulse.

Construction and adjustment

Although the circuit is relatively complex, its construction on the single-sided printed-circuit board shown in Fig. 7 is straightforward. Start the construction by fitting the five wire links on the board. The voltage regulator, IC1, must be bolted to a fairly large, vertically mounted heat-sink before its terminals are soldered. If the SCART socket has mounting holes in the flanges, they must be used to secure the plastic body to the printed-circuit board with the aid of two small screws (M3) and nuts. Some SCART sockets have snap-in arms at the sides for which holes must be drilled in the PCB. Do not forget to set the three multivibrator presets to the centre of their travel before or after they are mounted: else, strange picture effects may occur when the converter is first switched on, and you may have a hard time finding the cause of the problem, when there is nothing wrong with the circuit.

On completion of the solder work, inspect the printed-circuit board very carefully. Check the orientation of all ICs, diodes and electrolytic capacitors against the overlay printed on the board and shown in Fig. 7b.

Apply power to the converter and check that its current consumption is about 350 mA at 12 V. Next, adjust preset P1 until the PLL runs free at the line frequency, 15,625 Hz (64 μ s), which can be measured at pin 4 of IC5. Apply a colour input signal, and adjust trimmer capacitor C25 until the monitor switches to colour. In most cases, the colour will be on already with the trimmer set to roughly half-way of its travel. Check that the 8.86 MHz oscillator starts properly by switching the converter on and off a few times. The colour should come on immediately after switching on. If it does not, carefully re-adjust the trimmer. Finally, adjust the colour trap, L1. Apply a CVBS signal and adjust the inductor for minimum chrominance subcarrier amplitude. This measurement is best carried out with an oscilloscope connected to pin 12 of IC2. When an oscilloscope is not available, adjust L1 for minimum moiré interference in the colour picture. ■



6-metre band converter

April 1991, p. 38-43

The components list and the inductor overview in the top left hand corner of the circuit diagram should be corrected to read:

L1, L2 = 301KN0800.

Capacitor C16 (4.7 pF) must not be fitted on the board.

Finally, a few constructional tips:

- Fit a 10 nF ceramic decoupling capacitor at junction L7-R36.
- Fit a 18 k Ω resistor between the base of T3 and ground. This reduces the Q factor of L2, and prevents too high signal levels at the base of T3.
- For improved tuning, inductor L9 may be replaced by a Toko Type 113KN2K1026HM.

Multifunction measurement card for PCs

January and February 1991

We understand that the 79L08 (IC17) is no longer manufactured and, therefore, difficult to obtain. Here, the IC may be replaced by a 7908, which, although physically larger

CORRECTIONS

than the 79L08, is pin-compatible, and should fit on the PCB.

Dimmer for halogen lights

April 1991, p. 54-58

In the circuit diagram of the transmitter, Fig. 2, pin 14 of the MV500 should be shown connected to pin 13, not to junction R1-R2-C2. The relevant printed-circuit board (Fig. 6) is all right.

RDS decoder

February 1991, p. 59

Line A0 between the 80C32 control board and the LC display is not used to reset the display, but to select between registers and data.

We understand that the SAF7579T and the associated 4.332 MHz quartz crystal are difficult to obtain through Philips Components distributors. These parts are available from C-I Electronics, P.O. Box 22089,

6360 AB Nuth, Holland. For prices and ordering information see C-I's advertisement on page 6 of the May 1991 issue.

S-VHS-to-RGB converter

October 1990, p. 35-40

Relays Re1 and Re2 must be types with a coil voltage of 5 V, not 12 V as indicated in the components list. Constructors who have already used 12-V relays may connect the coils in parallel rather than in series.

Suitable 5-V relays for this project are the 3573-1231.051 from Günther, and the V23100-V4305-C000 from Siemens.

The components list should be modified to read:

6 33nF

C57-C62